Sophie

Sophie

distrib > Fedora > 14 > x86_64 > media > updates > by-pkgid > 6e7a2755bd78c9deedab199b86e675f3 > files > 2939

gnuradio-doc-3.2.2-9.fc14.x86_64.rpm

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>GNU Radio 3.2.2 C++ API: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.3 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio 3.2.2 C++ API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('classusrp2_1_1usrp2_1_1impl.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<h1>usrp2::usrp2::impl Member List</h1>  </div>
</div>
<div class="contents">
This is the complete list of members for <a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a40270097180a6c6d37b36e0066869d31">adc_rate</a>(long *rate)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a3e2b4ad16f32c1974eef9dab2a14e3e6">bg_loop</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a77774ac6ce282c55c0781d21b1f7f247">burn_mac_addr</a>(const std::string &amp;new_addr)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#aa37f831391954de7032552d61826d369">config_mimo</a>(int flags)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ac1c49a319259ec2778d1a82e284a1e96">dac_rate</a>(long *rate)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ae9eccf88e3ff44e06a791e45223e052d">default_tx_scale_iq</a>(int interpolation_factor, int *scale_i, int *scale_q)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#a5ce66dd7fa850f1aef3f3a6e7b369a1fa4f6eb3ace3f9b56c9f158a7760ae792e">DONE</a> enum value</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#adf482d16f0b6718d4e280727cb16d459">enable_gpio_streaming</a>(int bank, int enable)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a51a745e0ee6fb0233eeb7cbcced92d38">fpga_master_clock_freq</a>(long *freq)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ab70193961d28a4c30a0d46d7b4137b13">impl</a>(const std::string &amp;ifc, props *p, size_t rx_bufsize)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a13172d40671a1c6328777702094d4370">interface_name</a>() const </td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#a5ce66dd7fa850f1aef3f3a6e7b369a1facaebcc1d16db0a6697c902860ba8caf6">KEEP</a> enum value</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a7126c2c0915a478c9807ce98637da7da">mac_addr</a>() const </td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#adabfe5afad55a598979d4fd5450752ec">peek32</a>(uint32_t addr, uint32_t words)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a7c11a155a55b2976e4150cb8b7408dbe">poke32</a>(uint32_t addr, const std::vector&lt; uint32_t &gt; &amp;data)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#aaec75c35c3bec9042534b856738205e3">read_gpio</a>(int bank, uint16_t *value)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#a5ce66dd7fa850f1aef3f3a6e7b369a1fac7506490d9b638b59cd2a151ec75dfe1">RELEASE</a> enum value</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#ae3cfdbd2cebb63c565df513556114ab6">result</a> typedef</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#a5ce66dd7fa850f1aef3f3a6e7b369a1f">result_bits</a> enum name</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a3dfcd43d168351af9716472187a07d79">rx_daughterboard_id</a>(int *dbid)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a0fd88e96c84f2fab18c11355da4d83f1">rx_decim</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ad9ad6e2ccaf32d62b225ae617500a678">rx_freq_max</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a0975747f502303da26af8d9ce7abc48f">rx_freq_min</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a0dca1eceef373adc2a0a9ac870d4d8bf">rx_gain_db_per_step</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a1ea7c1e547aa44cb2a90d52bc23ed13b">rx_gain_max</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ab24faffa31a77427c0e4111897e4ba20">rx_gain_min</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a94abb1987fe11e017aefe195de8022a9">rx_missing</a>() const </td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a68d84cb7af0e2454061c9a91691b1f67">rx_overruns</a>() const </td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ab4497f9b68f9516335170b7ab78c891f">rx_samples</a>(unsigned int channel, rx_sample_handler *handler)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a803ba14747e2fd01ecbb9e41148a2043">set_gpio_ddr</a>(int bank, uint16_t value, uint16_t mask)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#afa41f2109f8575c5bbfb8ee8965732b9">set_gpio_sels</a>(int bank, std::string src)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#af5974822a2b048e174d0be0cfcd195dc">set_rx_center_freq</a>(double frequency, tune_result *result)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a986d2efcfebff2f0ef5d511f7c481094">set_rx_decim</a>(int decimation_factor)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a37ebd75016370c078ab522ad710dbd89">set_rx_gain</a>(double gain)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#af83aa4582d5b81fa13d857f857aa2434">set_rx_lo_offset</a>(double frequency)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a95725f90fb4596e4417d007522bf529d">set_rx_scale_iq</a>(int scale_i, int scale_q)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#aac78bb05eb07f2cf8eac5344334e1b4c">set_tx_center_freq</a>(double frequency, tune_result *result)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a06ca646ab376bc5d432310aa18da77f1">set_tx_gain</a>(double gain)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a7c0877a76902588944e1be4b82e5fe82">set_tx_interp</a>(int interpolation_factor)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a00423e8f79ad854956dfb11eef9ca5b5">set_tx_lo_offset</a>(double frequency)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#acfba632882b1941778ca791a9a64131a">set_tx_scale_iq</a>(int scale_i, int scale_q)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a34ffd0c97da764c0f843689d1743c6a0">start_rx_streaming</a>(unsigned int channel, unsigned int items_per_frame)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a9aaaf479301a65f82926ef15acc2cd21">stop_rx_streaming</a>(unsigned int channel)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#aa5a1aab1d7c435759e44ca303695b749">sync_every_pps</a>(bool enable)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a5664d929efcee0bdb7519e2e482d51d2">sync_to_pps</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a7c578f3d39ec73c707aef2005b6c1d96">tx_16sc</a>(unsigned int channel, const std::complex&lt; int16_t &gt; *samples, size_t nsamples, const tx_metadata *metadata)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a4e38465754d4ee0c56d4436ed082b6bd">tx_32fc</a>(unsigned int channel, const std::complex&lt; float &gt; *samples, size_t nsamples, const tx_metadata *metadata)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#aef04e86afb709ac264972434c625718d">tx_daughterboard_id</a>(int *dbid)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a28ceb485135401c5a5ab1598875b0f36">tx_freq_max</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a404ef6ccde7f976bcfc2f90e32c140ce">tx_freq_min</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ab46d636709c7ece8e08f6e6f2520b1fd">tx_gain_db_per_step</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a469d9fd8039d5261de1006b253165b5c">tx_gain_max</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a9091989c550d4566a5e59a4b179349de">tx_gain_min</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#ab7b5245c7975282d7f7c05a28aea1442">tx_interp</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#acae65fe96da8b00cf3e4cd9d3db33b6f">tx_raw</a>(unsigned int channel, const uint32_t *items, size_t nitems, const tx_metadata *metadata)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#a82ffc1ba80b4de9c786894457c8e2225">write_gpio</a>(int bank, uint16_t value, uint16_t mask)</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1data__handler.html#a5f6cf79201388a4aff926a4f1ada949e">~data_handler</a>()</td><td><a class="el" href="classusrp2_1_1data__handler.html">usrp2::data_handler</a></td><td><code> [private, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html#af00ccd773f663a242a4be61efeff2cd7">~impl</a>()</td><td><a class="el" href="classusrp2_1_1usrp2_1_1impl.html">usrp2::usrp2::impl</a></td><td></td></tr>
</table></div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="footer">Generated on Thu Feb 17 2011 for GNU Radio 3.2.2 C++ API by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.3 </li>
    </ul>
  </div>

</body>
</html>