Sophie

Sophie

distrib > Fedora > 14 > x86_64 > media > updates > by-pkgid > 6e7a2755bd78c9deedab199b86e675f3 > files > 9601

gnuradio-doc-3.2.2-9.fc14.x86_64.rpm

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Universal Software Radio Peripheral: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.3 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Universal Software Radio Peripheral</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>usrp_basic Member List</h1>  </div>
</div>
<div class="contents">
This is the complete list of members for <a class="el" href="classusrp__basic.html">usrp_basic</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a09ce78134eea035e42464123356096e4">_common_write_oe</a>(txrx_t txrx, int which_side, int value, int mask)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862</a>(int which_codec, int regno, unsigned char *value) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ad28278c9ff7a33b3a151c561ab037b9f">_read_9862</a>(int which_codec, int regno) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc</a>(int slot, int which_adc, int *value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a2aadef5c105459794b22a135730e7480">_read_aux_adc</a>(int slot, int which_adc)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg</a>(int regno, int *value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#abf1f167a1c96dd0ed4589afc6c9fad6c">_read_fpga_reg</a>(int regno)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a9b54622fec87c2ed9c7808078931371f">_read_spi</a>(int optional_header, int enables, int format, int len)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a4585f9c7df7084a6acb29bd6d7950892">_set_led</a>(int which_led, bool on)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862</a>(int which_codec, int regno, unsigned char value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab8870a35e0bdc63ee6655b5264a6d142">_write_aux_dac</a>(int slot, int which_dac, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg</a>(int regno, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked</a>(int regno, int value, int mask)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ac540c04b719f1ce30426ecb2214107ef">_write_oe</a>(int which_side, int value, int mask)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#aaf100fafc406ef75faafcf3e38df7849">_write_spi</a>(int optional_header, int enables, int format, std::string buf)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a1f769dc9ea28d701fa2f7da2be82325d">block_size</a>() const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga</a>(txrx_t txrx, int which_amp) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a06cfd0e5675618f773c5466bd235a369">common_pga_db_per_step</a>(txrx_t txrx) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a7dd5c384b9d2cd4e412939c3b7b7ac79">common_pga_max</a>(txrx_t txrx) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a95453e5bb4d0ed4c05b1ea64c880170a">common_pga_min</a>(txrx_t txrx) const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">common_read_aux_adc</a>(txrx_t txrx, int which_side, int which_adc, int *value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab84d66e92dc16fdc104fae9341f1e64f">common_read_aux_adc</a>(txrx_t txrx, int which_side, int which_adc)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">common_read_io</a>(txrx_t txrx, int which_side, int *value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a217f6865ef04d1111c2c1d3e7b4260f5">common_read_io</a>(txrx_t txrx, int which_side)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga</a>(txrx_t txrx, int which_amp, double gain_in_db)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a0997e93568c71e5432c2445b1ebcc991">common_write_atr_mask</a>(txrx_t txrx, int which_side, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a89eda6a96bc7f4d2d634da793eccbc20">common_write_atr_rxval</a>(txrx_t txrx, int which_side, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a26e38a0f9f98390b712709812e3387af">common_write_atr_txval</a>(txrx_t txrx, int which_side, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ac7354a9c4f7e961cb1b541c970a8d009">common_write_aux_dac</a>(txrx_t txrx, int which_side, int which_dac, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#acf3120592af4df79d38d253c98c633ae">common_write_io</a>(txrx_t txrx, int which_side, int value, int mask)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ad673bc49b311e29ab01727c5933ea028">common_write_refclk</a>(txrx_t txrx, int which_side, int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a551a0912d265427e595ba826858cf3d0">converter_rate</a>() const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a1d6b6839b9ba385d93684c3497c3fb16">d_bytes_per_poll</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a686ea66e3f43c9ab6df60bd80f41ac3b">d_dbid</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#afa81d2ee842dd6eef04c422276f52d1d">d_fpga_master_clock_freq</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a10536cd0fe631c3a1084c0404873ad5b">d_udh</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a4e5297f0010c8f39cfe4fff838b113a4">d_usb_data_rate</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a6d639e50633c165b23e0c4770b26bec2">daughterboard_id</a>(int which_side) const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a8eb1f58ca819437d7f43ad87574bd6da">db</a>() const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a9e3dfe1821b5aa2438a014fd7ca579f4">db</a>(int which_side)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a244d4aa01bb6a054cd5bd0998ce2a09a">fpga_master_clock_freq</a>() const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a9d4d1ef184ad622c7f84a6f940614b9b">init_db</a>(usrp_basic_sptr u)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid</a>(const usrp_subdev_spec &amp;ss)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a731389d216c7232020041f7cecd3d581">pga</a>(int which_amp) const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331">pga_db_per_step</a>() const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598">pga_max</a>() const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259">pga_min</a>() const =0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a7e90fb51366e9d6a8f2c844dbca2798a">read_aux_adc</a>(int which_side, int which_adc, int *value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab8b3158fe7448c951ad78bb54a06f5c5">read_aux_adc</a>(int which_side, int which_adc)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#aefe7a2f10626831304091babff21dc0d">read_eeprom</a>(int i2c_addr, int eeprom_offset, int len)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a></td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab284caa2e15464f62aa80ad1f540ecc5">read_i2c</a>(int i2c_addr, int len)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ad443caee9815e7c69a8b39a29cf8846a">read_io</a>(int which_side, int *value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a166feedb83f6425d3bbbbf65f29bf42c">read_io</a>(int which_side)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev</a>(const usrp_subdev_spec &amp;ss)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a70a71308412a67eaf825c13399faa078">serial_number</a>()</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a97fc801cbafa85040a3d39be03d27a62">set_adc_buffer_bypass</a>(int which_adc, bool bypass)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ad0e07c8d85aa220aaf150e27dd8b545f">set_adc_offset</a>(int which_adc, int offset)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab18f4a02c0efcac10f8e9406ca7a57a7">set_dac_offset</a>(int which_dac, int offset, int offset_pin)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#af20cc324fca8d089226d5a6dfc3d3668">set_dc_offset_cl_enable</a>(int bits, int mask)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a825640d1de15253b5bae18762a0e403e">set_fpga_master_clock_freq</a>(long master_clock)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#afdcf0497f2554589b36a57806e239a07">set_pga</a>(int which_amp, double gain_in_db)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate</a>(int usb_data_rate)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ae200e6eb7dbbaf81a3c1353a401f97d3">set_verbose</a>(bool on)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#afaae41796f1468062d4ad237322baf9e">shutdown_daughterboards</a>()</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a4291ecf3cc0870baaa12644143182db4">start</a>()</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a69292bbc3b47b5ca85d4c0404dc4a58a">stop</a>()</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate</a>() const </td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ab81b0e66f94e4b4310925eab149ffdea">usrp_basic</a>(int which_board, struct usb_dev_handle *open_interface(struct usb_device *dev), const std::string fpga_filename=&quot;&quot;, const std::string firmware_filename=&quot;&quot;)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">write_atr_mask</a>(int which_side, int value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ad9b95b1ca0e2616c1b3808892fdda1b0">write_atr_rx_delay</a>(int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">write_atr_rxval</a>(int which_side, int value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a70f4070830b0db3fd0c3addb97ce966e">write_atr_tx_delay</a>(int value)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">write_atr_txval</a>(int which_side, int value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a332790fa84b6b64f82de8983b45b611a">write_aux_dac</a>(int which_side, int which_dac, int value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a3900d37e951b83c938669f5fa0255866">write_eeprom</a>(int i2c_addr, int eeprom_offset, const std::string buf)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a664e5aa3a3fb8a4c50b752906fcb79a0">write_i2c</a>(int i2c_addr, const std::string buf)</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a75aca6cca672ac2deedf14fb2c04ab0e">write_io</a>(int which_side, int value, int mask)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a80a4f8800742b6b06ec6f1908a448fc8">write_refclk</a>(int which_side, int value)=0</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic</a>()</td><td><a class="el" href="classusrp__basic.html">usrp_basic</a></td><td><code> [virtual]</code></td></tr>
</table></div>
<hr class="footer"/><address class="footer"><small>Generated on Thu Feb 17 2011 for Universal Software Radio Peripheral by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.3 </small></address>
</body>
</html>